Share Email Print
cover

Proceedings Paper

Whole-Field Residual Stress Measurements In Silicon Wafers During Integrated Circuit Fabrication
Author(s): Raghunath P. Khetan; Kailash C. Jain
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

An optical method is proposed which generates the two-dimensional out-of-plane partial contours of silicon wafers and requires only a single numerical differentiation to compute the whole-field residual stress distribution. The optical arrangement for the method requires the use of either a linear or a crossed grating and two large lenses. At the recording stage, this arrangement results in an instantaneous reconstruction of the grating lines into the contours of partial slopes of the wafer. Visual inspection of these contours allows an immediate qualitative evaluation of the local stress variations. Contours with good contrast are obtained even for wafers with circuits printed on them. The partial curvatures are obtained by numerically differentiating the slope contour data. The wafer is modelled as a composite structure consisting of a thin film deposited on the silicon substrate. The two-dimensional residual stress distributions in the film and the substrate are obtained from the curvatures using a plate bending theory approach. The proposed method was used to follow the development of residual stresses in silicon wafers during integrated circuit fabrication using an n-MOS silicon gate process. It was found that the local oxidation step introduced maximum residual stresses whereas the metalization step had a small counter influence on the stresses. The local residual stress variations were enough to cause the conventional average measure to be in error by a factor of two even for wafers without stacking faults. This method can be a valuable tool for a fast and accurate quality control of incoming and outgoing wafers, and can provide useful guidelines for wafer fabrication process research.

Paper Details

Date Published: 14 December 1988
PDF: 12 pages
Proc. SPIE 0955, Industrial Laser Interferometry II, (14 December 1988); doi: 10.1117/12.947660
Show Author Affiliations
Raghunath P. Khetan, General Motors Research Laboratories (United States)
Kailash C. Jain, General Motors Research Laboratories (United States)


Published in SPIE Proceedings Vol. 0955:
Industrial Laser Interferometry II
Y.Y. Hung; Ryszard J. Pryputniewicz, Editor(s)

© SPIE. Terms of Use
Back to Top