Share Email Print
cover

Proceedings Paper

Experience With The CMU Programmable Systolic Chip
Author(s): Allan L. Fisher; H. T. Kung; Kenneth Sarocky
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The CMU programmable systolic chip (PSC) is an experimental, microprogrammable chip designed for the efficient implementation of a variety of systolic arrays. The PSC has been designed, fabricated, and tested. The chip has about 25,000 transistors, uses 74 pins, and was fabricated through MOSIS, the DARPA silicon broker, using a 4 micron nMOS process. A modest demonstration system involving nine PSCs is currently running. Larger demonstrations are ready to be brought up when additional working chips are acquired. The development of the PSC, from initial concept to a silicon layout, took slightly less than a year, out testing, fabrication, and system demonstration took an additional year. This paper reviews the PSC, describes the PSC demonstration system, and discusses some of the lessons learned from the PSC project.

Paper Details

Date Published: 28 November 1984
PDF: 10 pages
Proc. SPIE 0495, Real-Time Signal Processing VII, (28 November 1984); doi: 10.1117/12.944017
Show Author Affiliations
Allan L. Fisher, Carnegie-Mellon University (United States)
H. T. Kung, Carnegie-Mellon University (United States)
Kenneth Sarocky, Carnegie-Mellon University (United States)


Published in SPIE Proceedings Vol. 0495:
Real-Time Signal Processing VII
Keith Bromley, Editor(s)

© SPIE. Terms of Use
Back to Top