Share Email Print
cover

Proceedings Paper

Multi-Pipeline Architecture For Real-Time Low-Level Image Processing
Author(s): Z. Chen; C. C. Chang; S. Y. Lin; R. H . Hwang
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

We shall present two kinds of multi-pipeline architecture for real-time low-level image processing. The first one is to be used in the general local operations of image processing with a fixed 3*3 window size. The second one is to be used in a less general local operations with a dynamic window size. The image processing functions executable in these architectures include Sobel edge operator, Laplacian high-pass filter, smoothing operation, erosion, and dilation, etc. The raw image is inputted into the frame buffer of the parallel processor. Different schemes are designed to set up the data flow path among the processing elements or cells.

Paper Details

Date Published: 19 February 1988
PDF: 9 pages
Proc. SPIE 0848, Intelligent Robots and Computer Vision VI, (19 February 1988); doi: 10.1117/12.942813
Show Author Affiliations
Z. Chen, National Chiao Tung University (Taiwan)
C. C. Chang, National Chiao Tung University (Taiwan)
S. Y. Lin, National Chiao Tung University (Taiwan)
R. H . Hwang, National Chiao Tung University (Taiwan)


Published in SPIE Proceedings Vol. 0848:
Intelligent Robots and Computer Vision VI
David P. Casasent; Ernest L. Hall, Editor(s)

© SPIE. Terms of Use
Back to Top