Share Email Print
cover

Proceedings Paper

SIGNAL PROCESSING WITH BIT-SERIAL WORD-PARALLEL ARCHITECTURES
Author(s): Noble R. Powell; John M. Irwin
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The incremental cost per unit of performance of a variety of flexible system functions has been sharply reduced through the application of a high degree of functional parallelism with serialized arithmetic. (Functional parallelism as used here is the parallel use of an array of high density, low cost, lower performance devices to obtain a high performance function.) System functions, such as fast Fourier transformers, digital filters, graphics function generators, and matrix computational arrays have all been reduced to a form which is highly channelized in this manner. Such computationally intensive digital signal processors employing novel computational means are shown to promise a reduction in size, weight, and power by an order of magnitude over conventional techniques. Several examples of modular functional processors are presented for which the algorithmic formulation, architectural configuration, and prototype implementation are described.

Paper Details

Date Published: 8 December 1978
PDF: 7 pages
Proc. SPIE 0154, Real-Time Signal Processing I, (8 December 1978); doi: 10.1117/12.938243
Show Author Affiliations
Noble R. Powell, Electronics Laboratoryâ€" General Electric Company (United States)
John M. Irwin, Electronics Laboratoryâ€" General Electric Company (United States)


Published in SPIE Proceedings Vol. 0154:
Real-Time Signal Processing I
T. F. Tao, Editor(s)

© SPIE. Terms of Use
Back to Top