Share Email Print
cover

Proceedings Paper

Architectures For A Sequential Optical Logic Processor
Author(s): P. Chavel; R. Forchheimer; B. K. Jenkins; A. A . Sawchuk; T. C. Strand
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A general technique is described for implementing sequential logic circuits optically. The system consists of a nonlinear transducer which provides a two-dimensional array of gates and one or more computer generated holograms (CGHs) to interconnect the gates. The limitations on the number of gates which can be implemented in an optical system is affected by the interconnection method. We describe three interconnection methods and their respective limitations. One method, which is a hybrid of space-variant and space-invariant CGH elements, provides high gate densities and high gate-utilization rates.

Paper Details

Date Published: 15 April 1983
PDF: 7 pages
Proc. SPIE 0422, 10th Intl Optical Computing Conf, (15 April 1983); doi: 10.1117/12.936117
Show Author Affiliations
P. Chavel, Institut d'Optique (France)
R. Forchheimer, Linkoping University (Sweden)
B. K. Jenkins, University of Southern California (United States)
A. A . Sawchuk, University of Southern California (United States)
T. C. Strand, University of Southern California (United States)


Published in SPIE Proceedings Vol. 0422:
10th Intl Optical Computing Conf
Sam Horvitz, Editor(s)

© SPIE. Terms of Use
Back to Top