Share Email Print

Proceedings Paper

VHSIC Vector Arithmetic Logic Unit (ALU) As An Image Processing Element
Author(s): Jeffrey Gruger
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The VHSIC Vector Arithmetic Logic Unit (VALU) is a particularly powerful computational resource which has been optimized for signal and image processing. The device features a sixteen bit parallel multiplier, a sixteen bit full capability ALU, a thirty-six bit adder/subtractor, sixteen words of multi-port register file, and a user specified 96K Read Only Memory for storage of sixty-two bit microinstructions. The versatility of the VALU architecture and its associated support devices permit the construction of various image processing configurations including: single VALU array processors, arrays of array processors, and systolic array structures for extremely high speed image processing requirements. The different image processor architectural configurations are reviewed and examples of specific algorithm executions are given to demonstrate the applicability of each approach when related to algorithm partitioning, throughput requirements, flexibility requirements, size requirements, and power requirements.

Paper Details

Date Published: 4 August 1982
PDF: 11 pages
Proc. SPIE 0319, Very High Speed Integrated Circuit Technology for Electro-Optic Applications, (4 August 1982); doi: 10.1117/12.933169
Show Author Affiliations
Jeffrey Gruger, Texas Instruments Incorporated (United States)

Published in SPIE Proceedings Vol. 0319:
Very High Speed Integrated Circuit Technology for Electro-Optic Applications
William S. Chan; John T. Hall, Editor(s)

© SPIE. Terms of Use
Back to Top