Share Email Print
cover

Proceedings Paper

Space Processor Technology Tradeoffs
Author(s): W. W. Crane; W. S. Chan; C. C. Huang
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Computational requirements for proposed satellite surveillance missions have grown beyond the capabilities of existing space qualified computers. In fact, throughput for a space processor of the future is expected to be in excess of 50 million instructions per second (MIPS). This processing capability must be attained with minimum system size, weight and power. Recent studies indicate that a distributed processing system is a realistic method of attaining this goal. Complementary metal oxide semiconductor (CMOS) and very high speed integrated circuits (VHSIC) technologies were evaluated for the design of a modular, high throughput, space computer. Operational and physical property attributes considered include: 1) processing throughput versus system power, 2) local heat dissipation, 3) device radiation tolerance and 4) multiprocessor communication techniques. The conclusion of the evaluation makes a series of recommendations and suggests a set of tests to enable the space community to select the optimum technology and system architecture for a modular space processing system.

Paper Details

Date Published: 4 August 1982
PDF: 9 pages
Proc. SPIE 0319, Very High Speed Integrated Circuit Technology for Electro-Optic Applications, (4 August 1982); doi: 10.1117/12.933164
Show Author Affiliations
W. W. Crane, The Aerospace Corporation (United States)
W. S. Chan, The Aerospace Corporation (United States)
C. C. Huang, The Aerospace Corporation (United States)


Published in SPIE Proceedings Vol. 0319:
Very High Speed Integrated Circuit Technology for Electro-Optic Applications
William S. Chan; John T. Hall, Editor(s)

© SPIE. Terms of Use
Back to Top