Share Email Print

Proceedings Paper

A 200 Million Operations Per Second (MOPS) Systolic Processor
Author(s): J. Blackmer; G. Frank; P. Kuekes
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In building a proof of concept model of a systolic processor, several design issues are resolved. Flexibility is achieved through a hierarchy of software which resides on a host computer and through extensive interface and control hardware. Buffer memories with pro-grammable address generators are provided in the interface. The control system is general enough to support command chaining and loops. Each cell of the systolic array is equipped with its own memory which allows a single cell design to perform a number of algorithms. As a result of designing for flexibility, the system can accommodate a wide variety of algorithms, data representations, and problem dimensions. A useful system computation rate of 200 million operations per second (MOPS) is achieved with a peak rate of 350 MOPS.

Paper Details

Date Published: 30 July 1982
PDF: 9 pages
Proc. SPIE 0298, Real-Time Signal Processing IV, (30 July 1982); doi: 10.1117/12.932506
Show Author Affiliations
J. Blackmer, ESL Incorporated (United States)
G. Frank, ESL Incorporated (United States)
P. Kuekes, ESL Incorporated (United States)

Published in SPIE Proceedings Vol. 0298:
Real-Time Signal Processing IV
Tien F. Tao, Editor(s)

© SPIE. Terms of Use
Back to Top