Share Email Print
cover

Proceedings Paper

Onboard optimized hardware implementation of JPEG-LS encoder based on FPGA
Author(s): Wen Wei; Jie Lei; Yunsong Li
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A novel hardware implementation of JPEG-LS Encoder based on FPGA is introduced in this paper. Using a look-ahead technique, the critical delay paths of LOCO-I algorithm, such as feedback-loop circuit of parameters updating, are improved. Then an optimized architecture of JPEG-LS Encoder is proposed. Especially, run-mode encode process of JPEG-LS is covered in the architecture as well. Experiment results show that the circuit complexity and memory consumption of the proposed structure are much lower, while the data processing speed is much higher than some other available structures. So it is very suited for applying high-speed lossless compression of satellite sensing image onboard.

Paper Details

Date Published: 19 October 2012
PDF: 10 pages
Proc. SPIE 8514, Satellite Data Compression, Communications, and Processing VIII, 851406 (19 October 2012); doi: 10.1117/12.930869
Show Author Affiliations
Wen Wei, Xidian Univ. (China)
Jie Lei, Xidian Univ. (China)
Yunsong Li, Xidian Univ. (China)


Published in SPIE Proceedings Vol. 8514:
Satellite Data Compression, Communications, and Processing VIII
Bormin Huang; Antonio J. Plaza; Carole Thiebaut, Editor(s)

© SPIE. Terms of Use
Back to Top