Share Email Print

Proceedings Paper

Parallel hardware architecture for JPEG-LS based on domain decomposition
Author(s): S. Ahmed; Z. Wang; M. Klaiber; S. Wahl; M. Wroblewski; S. Simon
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

JPEG-LS has a large number of different and independent context sets that provide the opportunity for par-allelism. As JPEG-LS, many of the lossless image compression standards have “adaptive” error modeling as the core part. This, however, leads to data dependency loops of the compression scheme such that a parallel compression of neighboring pixels is not possible. In this paper, a hardware architecture is proposed in order to achieve parallelism in the JPEG-LS compression. In the adaptive part of the algorithm, the context update and error modeling of a pixel belonging to a context number depends on the previous pixel having the same context number. On the other hand, the probability for two successive pixels to be in different contexts is only 17%. Thus storage is required for the intermediary pixels of the same context. In this architecture, a buffer mechanism is built to exploit the parallelism regardless of the adaptive characteristics. Despite the introduced architectural parallelism, the resulting JPEG-LS codec is fully compatible with the ISO/IEC 14495-1 JPEG-LS standard. A design for such a hardware system is provided here and simulated in FPGA which is also compared with a sequential pipelined architecture of JPEG-LS implemented in FPGA. The final design makes it possible to be applied with a streaming image sensor and does not require storing the entire image before compression. Thus it is capable of lossless compression of input images in real-time embedded systems.

Paper Details

Date Published: 15 October 2012
PDF: 11 pages
Proc. SPIE 8499, Applications of Digital Image Processing XXXV, 849914 (15 October 2012); doi: 10.1117/12.929650
Show Author Affiliations
S. Ahmed, Univ. Stuttgart (Germany)
Z. Wang, Univ. Stuttgart (Germany)
M. Klaiber, Univ. Stuttgart (Germany)
S. Wahl, Robert Bosch GmbH (Germany)
M. Wroblewski, Univ. Stuttgart (Germany)
S. Simon, Univ. Stuttgart (Germany)

Published in SPIE Proceedings Vol. 8499:
Applications of Digital Image Processing XXXV
Andrew G. Tescher, Editor(s)

© SPIE. Terms of Use
Back to Top