Share Email Print
cover

Proceedings Paper

Model-based searching method to find the integrated critical failure on the wafer
Author(s): Bong-Soo Kang; No-Young Chung; Hyung-Kwan Park; Suk-Joo Lee; Ja-Hum Ku
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Current metal integration process normally uses hard mask for dry etch process instead of resist to compensate thin resist thickness. As the pattern size becomes smaller, thinner resist thickness is required to get sufficient lithography process window. But this trend increases a risk of systematic hard defect like the metal line bridge in damascene process because of consumption in dielectric material during dry etch process. The sub-32nm patterning with the single exposure is almost on the edge with the 193nm immersion lithography. The smaller lithography CD makes the aerial image contrast worse, which means higher DC level in the unexposed area. This higher DC level, latent image, can sacrifice the resist thickness in the unexposed area and this recessed resist thickness is very harmful for the etch process with the current hard mask which may induce the metal line bridge. Although OPC verification step checks potential hot spot during mask type out flow, there is no predictable method to detect systematic potential defects described above. In this paper, we proposed a new method to detect such potential defects and discussed the performance with wafer result. With this predictable model based search method, the robust patterning process in the sub-32nm node can be developed.

Paper Details

Date Published: 14 March 2012
PDF: 8 pages
Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 832717 (14 March 2012); doi: 10.1117/12.917881
Show Author Affiliations
Bong-Soo Kang, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
No-Young Chung, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Hyung-Kwan Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Suk-Joo Lee, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Ja-Hum Ku, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)


Published in SPIE Proceedings Vol. 8327:
Design for Manufacturability through Design-Process Integration VI
Mark E. Mason, Editor(s)

© SPIE. Terms of Use
Back to Top