Share Email Print

Proceedings Paper

Impacts of overlay correction model and metrology sampling scheme on device yield
Author(s): Chui-Fu Chiu; Chun-Yen Huang; Jason Shieh; Tsann-Bim Chiou; Albert Li; Chiang-Lin Shih; Alek Chen
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

As the feature sizes continue to shrink, more overlay metrology data are needed to meet tighter overlay specifications which ensure high device yield. This study investigates the advantages of process corrections to overlay errors using various reduced measurement wafer schemes, and the improvement in yield that is realized using optimized overlay correction models. The capacitor layer of a 4x node DRAM product is chosen for verifying the sampling schemes in the experiment, because overlay errors of this layer are sensitive to device yield. The test wafers are split into five groups; four groups are sampled using various schemes and overlay correction models, and one group has a programmed overlay error. The post-correction overlay residuals in full wafer, baseline sampling and optimized sampling agree closely with predictions that are based on raw measurements. A scheme with iHOPC (intrafield high order process correction) partial third-order terms with a CPE (correction per exposure) function provides the best overlay performance. The averaged device yields of reduced sampling schemes are comparable with those of the full wafer scheme, however the reduction of the number of measurements that is made in optimized sampling reduce the metrology tool time by 26% from that required using the current scheme of factory. Therefore, the cost of metrology can be further reduced by applying the proposed optimized sampling map in the routine operations of fab.

Paper Details

Date Published: 5 April 2012
PDF: 7 pages
Proc. SPIE 8324, Metrology, Inspection, and Process Control for Microlithography XXVI, 83241S (5 April 2012); doi: 10.1117/12.916601
Show Author Affiliations
Chui-Fu Chiu, Nanya Technology Corp. (Taiwan)
Chun-Yen Huang, Nanya Technology Corp. (Taiwan)
Jason Shieh, ASML Taiwan Ltd. (Taiwan)
Tsann-Bim Chiou, ASML Taiwan Ltd. (Taiwan)
Albert Li, ASML Taiwan Ltd. (Taiwan)
Chiang-Lin Shih, Nanya Technology Corp. (Taiwan)
Alek Chen, ASML Taiwan Ltd. (Taiwan)

Published in SPIE Proceedings Vol. 8324:
Metrology, Inspection, and Process Control for Microlithography XXVI
Alexander Starikov, Editor(s)

© SPIE. Terms of Use
Back to Top