Share Email Print
cover

Proceedings Paper

Wafer level warpage characterization of 3D interconnect processing wafers
Author(s): Po-Yi Chang; Yi-Sha Ku
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

We present a new metrology system based on a fringe reflection method for warpage characterizations during wafer thinning and temporary bonding processes. A set of periodic fringe patterns is projected onto the measuring wafer and the reflected fringe images are captured by a CCD camera. The fringe patterns are deformed due to the slope variation of the wafer surface. We demonstrate the use of phase-shit algorithms, the wafer surface slope variation and quantitative 3D surface profile even tiny dimples and dents on a wafer can be reconstructed. The experimental results show the warpages of the bonded wafer are below 20 μm after thinning down to the nominal thickness of 75 μm and 50 μm. The measurement precision is better than 2 um.

Paper Details

Date Published: 5 April 2012
PDF: 6 pages
Proc. SPIE 8324, Metrology, Inspection, and Process Control for Microlithography XXVI, 832415 (5 April 2012); doi: 10.1117/12.916591
Show Author Affiliations
Po-Yi Chang, Industrial Technology Research Institute (Taiwan)
Yi-Sha Ku, Industrial Technology Research Institute (Taiwan)


Published in SPIE Proceedings Vol. 8324:
Metrology, Inspection, and Process Control for Microlithography XXVI
Alexander Starikov, Editor(s)

© SPIE. Terms of Use
Back to Top