Share Email Print
cover

Proceedings Paper

Analysis, quantification, and mitigation of electrical variability due to layout dependent effects in SOC designs
Author(s): Yangang Wang; Mark Zwolinski; Andrew Appleby; Mark Scoones; Sonia Caldwell; Touqeer Azam; Philippe Hurat; Chris Pitchford
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Variability in performance and power of 40nm and 28nm CMOS cells is highly dependent on the context in which the cells are used. In this study, the effects of context on a number of clock tree cells from standard cell libraries have been investigated. The study also demonstrated how the Litho Electrical Analyzer (LEA) tool from Cadence® is used to analyze the context-dependent variability. During the study, it was observed that the device characteristics including Vth, Idsat, and Ioff are significantly affected by Layout Dependent Effects (LDE), resulting in variability of performance and power of standard cells. Moreover, the dummy diffusions acting as mitigation process offered limited improvement for the effects of context. On the other hand, the cell level variability due to stress was analyzed. So, it is suggested that the relative variability of a cell is determined by its size and structure, and the variability can be improved to some extent by editing the cells' structure. Based on the analysis of the physical sources and properties of LDE, this paper presents a set of layout guidelines for mitigating layout dependent variability of 40 and 28nm CMOS cells.

Paper Details

Date Published: 14 March 2012
PDF: 13 pages
Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 83270F (14 March 2012); doi: 10.1117/12.916458
Show Author Affiliations
Yangang Wang, Univ. of Southampton (United Kingdom)
Mark Zwolinski, Univ. of Southampton (United Kingdom)
Andrew Appleby, Cambridge Silicon Radio Ltd. (United Kingdom)
Mark Scoones, Cambridge Silicon Radio Ltd. (United Kingdom)
Sonia Caldwell, Cambridge Silicon Radio Ltd. (United Kingdom)
Touqeer Azam, Cambridge Silicon Radio Ltd. (United Kingdom)
Philippe Hurat, Cadence Design Systems, Inc. (United States)
Chris Pitchford, Cadence Design Systems, Inc. (United Kingdom)


Published in SPIE Proceedings Vol. 8327:
Design for Manufacturability through Design-Process Integration VI
Mark E. Mason, Editor(s)

© SPIE. Terms of Use
Back to Top