Share Email Print
cover

Proceedings Paper

Clean pattern matching for full chip verification
Author(s): Satomi Nakamura; Tetsuaki Matsunawa; Chikaaki Kodama; Takanori Urakami; Nozomu Furuta; Shunsuke Kagaya; Shigeki Nojima; Shinji Miyamoto
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Layout verification is essential in the cutting-edge generation. Generally, it uses a lithography simulation (Lithography Compliance Check: LCC) and requires a lot of calculation time. In order to reduce LCC time, we propose a clean pattern matching method by means of a "clean pattern library". The proposed method searches for patterns without hotspots (clean patterns) which usually occupy the most of the chip area. The conventional hotspot pattern matching method has no guarantee that unmatched area is hotspot-free, so LCC is usually applied to the unmatched area. On the other hand, the proposed matching method searches for "clean" patterns so that most of the area need not to be verified. As a result, LCC time can be reduced. This paper shows the detailed flow of the proposed matching method. We present the experimental results of layout verification in our 40nm system LSI designs and the effectiveness of the proposed method is confirmed.

Paper Details

Date Published: 15 March 2012
PDF: 6 pages
Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 83270T (15 March 2012); doi: 10.1117/12.916316
Show Author Affiliations
Satomi Nakamura, Toshiba Corp. (Japan)
Tetsuaki Matsunawa, Toshiba Corp. R&D Ctr. (Japan)
Chikaaki Kodama, Toshiba Corp. (Japan)
Takanori Urakami, Toshiba Corp. (Japan)
Nozomu Furuta, Toshiba Corp. (Japan)
Shunsuke Kagaya, Toshiba Microelectronics Corp. (Japan)
Shigeki Nojima, Toshiba Corp. R&D Ctr. (Japan)
Shinji Miyamoto, Toshiba Corp. (Japan)


Published in SPIE Proceedings Vol. 8327:
Design for Manufacturability through Design-Process Integration VI
Mark E. Mason, Editor(s)

© SPIE. Terms of Use
Back to Top