Share Email Print

Proceedings Paper

Generator of predictive verification pattern using vision system based on higher-order local autocorrelation
Author(s): Tetsuaki Matsunawa; Shimon Maeda; Hirotaka Ichikawa; Shigeki Nojima; Satoshi Tanaka; Shoji Mimotogi; Hirokazu Nosato; Hidenori Sakanashi; Masahiro Murakawa; Eiichi Takahashi
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Although lithography conditions, such as NA, illumination condition, resolution enhancement technique (RET), and material stack on wafer, have been determined to obtain hotspot-free wafer images, hotspots are still often found on wafers. This is because the lithography conditions are optimized with a limited variety of patterns. For 40 nm technology node and beyond, it becomes a critical issue causing not only the delay of process development but also the opportunity loss of the business. One of the easiest ways to avoid unpredictable hotspots is to verify an enormous variety of patterns in advance. This, however, is time consuming and cost inefficient. This paper proposes a new method to create a group of patterns to cover pattern variations in a chip layout based on Higher-Order Local Autocorrelation (HLAC), which consists of two phases. The first one is the "analyzing phase" and the second is the "generating phase". In the analyzing phase, geometrical features are extracted from actual layouts using the HLAC technique. Those extracted features are statistically analyzed and define the "feature space". In the generating phase, a group of patterns representing actual layout features are generated by correlating the feature space and the process margin. By verifying the proposed generated patterns, the lithography conditions can be optimized efficiently and the number of hotspots dramatically reduced.

Paper Details

Date Published: 13 March 2012
PDF: 8 pages
Proc. SPIE 8326, Optical Microlithography XXV, 832615 (13 March 2012); doi: 10.1117/12.916306
Show Author Affiliations
Tetsuaki Matsunawa, Toshiba Corp. (Japan)
Shimon Maeda, Toshiba Corp. (Japan)
Hirotaka Ichikawa, Toshiba Microelectronics Corp. (Japan)
Shigeki Nojima, Toshiba Corp. (Japan)
Satoshi Tanaka, Toshiba Corp. (Japan)
Shoji Mimotogi, Toshiba Corp. (Japan)
Hirokazu Nosato, National Institute of Advanced Industrial Science and Technology (Japan)
Hidenori Sakanashi, National Institute of Advanced Industrial Science and Technology (Japan)
Masahiro Murakawa, National Institute of Advanced Industrial Science and Technology (Japan)
Eiichi Takahashi, National Institute of Advanced Industrial Science and Technology (Japan)

Published in SPIE Proceedings Vol. 8326:
Optical Microlithography XXV
Will Conley, Editor(s)

© SPIE. Terms of Use
Back to Top