Share Email Print

Proceedings Paper

Design level variability analysis and parametric yield improvement methodology
Author(s): Reinhard März; Martin Keck
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

With the transition to the 32/28 nm platform parameter variations of device and circuit parameters are becoming increasingly important for performance, reliability and yield. Based on a sensitivity analysis, the paper compares the impact of lithography and CMP on circuit parameter variations. Coupling capacitances that can be described by geometrical parameters such as line width and thickness impact signal delay, crosstalk noise and power consumption. Variations of these capacitances thus contribute significantly to parametric yield loss. Based on field solver simulations the most critical devices and interconnections can be identified, providing valuable input during the chip design cycle.

Paper Details

Date Published: 14 March 2012
PDF: 7 pages
Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 83270H (14 March 2012); doi: 10.1117/12.916153
Show Author Affiliations
Reinhard März, Intel GmbH (Germany)
Martin Keck, Intel GmbH (Germany)

Published in SPIE Proceedings Vol. 8327:
Design for Manufacturability through Design-Process Integration VI
Mark E. Mason, Editor(s)

© SPIE. Terms of Use
Back to Top