Share Email Print

Proceedings Paper

Stack effect implementation in OPC and mask verification for production environment
Author(s): Elodie Sungauer; Frederic Robert
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

With the decrease of the transistors dimensions, process steps usually considered as not critical become challenging. This is the case for implant levels patterning, which can be strongly impacted by reflections from the underlying active and gate patterns, especially when no anti-reflective coating can be used. This stack effect leads to unexpected resist shape on wafer if not taken into account during OPC flow. We propose a solution to integrate stack effect onto existing OPC models by adding fictive layers at mask level in order to allow a stack-aware OPC or mask verification. This method can be implemented in a standard OPC flow offered by EDA OPC software. It provides effective results compatible with production constrains, such as stack-aware full chip simulation and run time efficiency.

Paper Details

Date Published: 13 March 2012
PDF: 10 pages
Proc. SPIE 8326, Optical Microlithography XXV, 83260C (13 March 2012); doi: 10.1117/12.916059
Show Author Affiliations
Elodie Sungauer, STMicroelectronics (France)
Frederic Robert, STMicroelectronics (France)

Published in SPIE Proceedings Vol. 8326:
Optical Microlithography XXV
Will Conley, Editor(s)

© SPIE. Terms of Use
Back to Top