Share Email Print
cover

Proceedings Paper

Incremental circuit simulation for MOSFET circuits by using iterated timing analysis algorithm
Author(s): Chun-Jung Chen
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Circuit simulation is important and time-consuming. The circuit level incremental simulation is a good strategy to reduce the simulation time, since most circuit designers use circuit simulators in a repeatedly-executing manner. This paper researches the incremental simulation by using the well-known ITA (Iterated Timing Analysis) algorithm for MOSFET circuits. Besides, a new incremental simulation strategy is presented. All proposed methods have been implemented and tested. Experimental results justify that ITA can undertake incremental simulation very well.

Paper Details

Date Published: 1 October 2011
PDF: 8 pages
Proc. SPIE 8285, International Conference on Graphic and Image Processing (ICGIP 2011), 82852V (1 October 2011); doi: 10.1117/12.913598
Show Author Affiliations
Chun-Jung Chen, Chinese Culture Univ. (Taiwan)


Published in SPIE Proceedings Vol. 8285:
International Conference on Graphic and Image Processing (ICGIP 2011)

© SPIE. Terms of Use
Back to Top