Share Email Print
cover

Proceedings Paper

Scalable 2D architecture for H.264 SVC deblocking filter with reconfiguration capabilities for on-demand adaptation
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

One of the most computational intensive tasks in recent video encoders and decoders is the deblocking filter. Its computational complexity is considerable, and it might take more than 30% of the total computational cost of the decoder execution. Nowadays, some of its limiting factors for reaching real-time capabilities are mainly related with memory and speed. Trying to deal with these factors, this paper proposes a novel Deblocking filter architecture which supports all filtering modes available in both the H.264/AVC and Scalable Video Coding (SVC) standards. It has been implemented in a hardware scalable architecture, which benefits of the parallelism and adaptability of the algorithm and which can be adapted dynamically in FPGAs. Regarding to the parallelism, this architecture mapping is capable of respecting data dependencies among MBs while several functional units (FU) are filtering data in parallel. Regarding scalability, the architecture is flexible enough for adapting its performance to the diverse environment demands. This fact is possible by increasing or decreasing the number of FUs, like in a systolic array. In this sense, this paper will present a composition between the FU proposed against the state-of-the art work.

Paper Details

Date Published: 3 May 2011
PDF: 10 pages
Proc. SPIE 8067, VLSI Circuits and Systems V, 80670K (3 May 2011); doi: 10.1117/12.887951
Show Author Affiliations
T. Cervero, Univ. of Las Palmas de Gran Canaria (Spain)
A. Otero, Polytechnic Univ. of Madrid (Spain)
E. de la Torre, Polytechnic Univ. of Madrid (Spain)
S. López, Univ. of Las Palmas de Gran Canaria (Spain)
G. M. Callicó, Univ. of Las Palmas de Gran Canaria (Spain)
T. Riesgo, Polytechnic Univ. of Madrid (Spain)
R. Sarmiento, Univ. of Las Palmas de Gran Canaria (Spain)


Published in SPIE Proceedings Vol. 8067:
VLSI Circuits and Systems V
Teresa Riesgo; Eduardo de la Torre-Arnanz, Editor(s)

© SPIE. Terms of Use
Back to Top