Share Email Print
cover

Proceedings Paper

Is manufacturability with double patterning a burden on designer? Analyses of device and circuit aspects
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Pitch-splitting type of double-patterning lithography is a necessity for critical layers for sub-22 nm technologies. Double patterning lithography techniques require additional masks to manufacture a single device layer. Consequently, double-patterning lithography brings overlay as a challenge that introduces additional variability to gate-to-contact coupling capacitances, device lengths, and contact resistances. These additional variability sources may negatively impact circuit performance. In this work, we provide analysis of digital and analog circuit blocks designed in 20 nm. We demonstrate the impact due to overlay-impacted change in resistance of self-aligned contacts. Furthermore, we provide layout optimization guidelines to reduce the impact of overlay. We demonstrate our methodology using TCAD and circuit simulations. We show that overlay impact may not be negligible, and pessimism reduction techniques should utilize suggested analysis and optimization methods.

Paper Details

Date Published: 4 April 2011
PDF: 8 pages
Proc. SPIE 7974, Design for Manufacturability through Design-Process Integration V, 79740A (4 April 2011); doi: 10.1117/12.882565
Show Author Affiliations
Rasit Onur Topaloglu, GLOBALFOUNDRIES (United States)


Published in SPIE Proceedings Vol. 7974:
Design for Manufacturability through Design-Process Integration V
Michael L. Rieger, Editor(s)

© SPIE. Terms of Use
Back to Top