Share Email Print

Proceedings Paper

Jet and flash imprint defectivity: assessment and reduction for semiconductor applications
Author(s): Matt Malloy; Lloyd C. Litt; Steve Johnson; Douglas J. Resnick; David Lovell
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Defectivity has been historically identified as a leading technical roadblock to the implementation of nanoimprint lithography for semiconductor high volume manufacturing. The lack of confidence in nanoimprint's ability to meet defect requirements originates in part from the industry's past experiences with 1X lithography and the shortage in end-user generated defect data. SEMATECH has therefore initiated a defect assessment aimed at addressing these concerns. The goal is to determine whether nanoimprint, specifically Jet and Flash Imprint Lithography from Molecular Imprints, is capable of meeting semiconductor industry defect requirements. At this time, several cycles of learning have been completed in SEMATECH's defect assessment, with promising results. J-FIL process random defectivity of < 0.1 def/cm2 has been demonstrated using a 120nm half-pitch template, providing proof of concept that a low defect nanoimprint process is possible. Template defectivity has also improved significantly as shown by a pre-production grade template at 80nm pitch. Cycles of learning continue on feature sizes down to 22nm.

Paper Details

Date Published: 2 April 2011
PDF: 8 pages
Proc. SPIE 7970, Alternative Lithographic Technologies III, 797006 (2 April 2011); doi: 10.1117/12.881530
Show Author Affiliations
Matt Malloy, SEMATECH (United States)
Lloyd C. Litt, SEMATECH (United States)
Steve Johnson, Molecular Imprints, Inc. (United States)
Douglas J. Resnick, Molecular Imprints, Inc. (United States)
David Lovell, College of Nanoscale Science and Engineering (United States)

Published in SPIE Proceedings Vol. 7970:
Alternative Lithographic Technologies III
Daniel J. C. Herr, Editor(s)

© SPIE. Terms of Use
Back to Top