Share Email Print
cover

Proceedings Paper

Simulation of non-uniform wafer geometry and thin film residual stress on overlay errors
Author(s): Sathish Veeraraghaven; Kevin T. Turner; Jaydeep Sinha
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The deposition of residually stressed films in semiconductor manufacturing processes introduces elastic distortions in the wafer that can contribute to overlay errors in lithographic patterning. The distortion induced by film deposition causes out-of-plane distortion (i.e. wafer shape) that can be measured with commercial metrology tools as well as in-plane distortion that leads to overlay errors. In the present work, overlay errors and out-of-plane distortion of wafers resulting from residual stresses that are non-uniform over the area of wafer are examined using computational mechanics modeling. The results of these simulations are used to examine the correlations between wafer shape features and overlay errors. Specifically, connections between overlay errors and metrics based on the slope of the wafer shape are assessed.

Paper Details

Date Published: 20 April 2011
PDF: 6 pages
Proc. SPIE 7971, Metrology, Inspection, and Process Control for Microlithography XXV, 79711U (20 April 2011); doi: 10.1117/12.879493
Show Author Affiliations
Sathish Veeraraghaven, KLA-Tencor Corp. (United States)
Kevin T. Turner, Univ. of Wisconsin-Madison (United States)
Jaydeep Sinha, KLA-Tencor Corp. (United States)


Published in SPIE Proceedings Vol. 7971:
Metrology, Inspection, and Process Control for Microlithography XXV
Christopher J. Raymond, Editor(s)

© SPIE. Terms of Use
Back to Top