Share Email Print

Proceedings Paper

Hardware implementation of N-LUT method using field programmable gate array technology
Author(s): Do-woo Kwon; Seung-Cheol Kim; Eun-Soo Kim
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Hardware implementation for holographic 3D display application is researched by many researchers. Therefore, in this paper, we propose the hardware implementation method for novel look-up table (N-LUT) method using Field Programmable Gate Array (FPGA) technology. In the proposed method, calculation process is divided by some segment block for fast parallel processing of calculation of N-LUT method. That is, by using parallel processing by use of some segmented block based on FPGA technology, calculation speed of CGH can be increased

Paper Details

Date Published: 7 February 2011
PDF: 8 pages
Proc. SPIE 7957, Practical Holography XXV: Materials and Applications, 79571C (7 February 2011); doi: 10.1117/12.876616
Show Author Affiliations
Do-woo Kwon, Kwangwoon Univ. (Korea, Republic of)
Seung-Cheol Kim, Kwangwoon Univ. (Korea, Republic of)
Eun-Soo Kim, Kwangwoon Univ. (Korea, Republic of)

Published in SPIE Proceedings Vol. 7957:
Practical Holography XXV: Materials and Applications
Hans I. Bjelkhagen, Editor(s)

© SPIE. Terms of Use
Back to Top