Share Email Print
cover

Proceedings Paper

Low-power and high-speed SerDes with new dynamic latch and flip-flop for optical interconnect in 180 nm CMOS technology
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

We propose a new dynamic D-latch for low-power high-speed SerDes in chip-to-chip optical interconnect. The overall SerDes circuit uses 3.6 times less number of transistors, with smaller SerDes occupying 50% less area, compared to the previous works. The SerDes operates up to 10 Gbps data rate, and the power consumption is 49.3 mW at 1.8 V, which is 30 % less power.

Paper Details

Date Published: 18 January 2011
PDF: 8 pages
Proc. SPIE 7944, Optoelectronic Interconnects and Component Integration XI, 79440V (18 January 2011); doi: 10.1117/12.876237
Show Author Affiliations
Jamshid Sangirov, KAIST (Korea, Republic of)
Ikechi Augustine Ukaegbu, KAIST (Korea, Republic of)
Tae-Woo Lee, KAIST (Korea, Republic of)
Mu Hee Cho, KAIST (Korea, Republic of)
Hyo-Hoon Park, KAIST (Korea, Republic of)


Published in SPIE Proceedings Vol. 7944:
Optoelectronic Interconnects and Component Integration XI
Alexei L. Glebov; Ray T. Chen, Editor(s)

© SPIE. Terms of Use
Back to Top