Share Email Print
cover

Proceedings Paper

A novel 3D architecture for high-dynamic range image sensor and on-chip data compression
Author(s): F. Guezzi-Messaoud; A. Dupret; A. Peizerat; Y. Blanchard
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

High Dynamic Range (HDR) Image sensors aim at having a dynamic over 120dB. Compared to classical architectures this is obtained at the cost of a higher transistor count, thus lower fill factor. Three Dimensional integrated circuits (3DIC) somehow change the constraints, photodiodes and electronics can be stacked on different layers, giving more processing powers without compromising the fill factor. In this paper, we propose an original architecture for a high dynamic 3D image sensor with data reduction obtained by local compression. HDR acquisition is based on a floating point coding shared by a group of pixel (macro-pixel), thus giving also a first level of compression. A second level of compression is performed by using a Discrete Cosine Transform (DCT). With this new concept a good image quality (PSNR of about 40 dB) and a high dynamic range (120 dB) are obtained within a pixel area of 5μm×5μm.

Paper Details

Date Published: 17 February 2011
PDF: 4 pages
Proc. SPIE 7875, Sensors, Cameras, and Systems for Industrial, Scientific, and Consumer Applications XII, 78750T (17 February 2011); doi: 10.1117/12.872434
Show Author Affiliations
F. Guezzi-Messaoud, CEA Leti (France)
A. Dupret, CEA Leti (France)
A. Peizerat, CEA Leti (France)
Y. Blanchard, ESYCOM Lab., CNRS, Paris-Est Univ. (France)


Published in SPIE Proceedings Vol. 7875:
Sensors, Cameras, and Systems for Industrial, Scientific, and Consumer Applications XII
Ralf Widenhorn; Valérie Nguyen, Editor(s)

© SPIE. Terms of Use
Back to Top