Share Email Print
cover

Proceedings Paper

C to VHDL compiler
Author(s): Piotr P Berdychowski; Wojciech M. Zabolotny
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The main goal of C to VHDL compiler project is to make FPGA platform more accessible for scientists and software developers. FPGA platform offers unique ability to configure the hardware to implement virtually any dedicated architecture, and modern devices provide sufficient number of hardware resources to implement parallel execution platforms with complex processing units. All this makes the FPGA platform very attractive for those looking for efficient heterogeneous, computing environment. Current industry standard in development of digital systems on FPGA platform is based on HDLs. Although very effective and expressive in hands of hardware development specialists, these languages require specific knowledge and experience, unreachable for most scientists and software programmers. C to VHDL compiler project attempts to remedy that by creating an application, that derives initial VHDL description of a digital system (for further compilation and synthesis), from purely algorithmic description in C programming language. This idea itself is not new, and the C to VHDL compiler combines the best approaches from existing solutions developed over many previous years, with the introduction of some new unique improvements.

Paper Details

Date Published: 14 September 2010
PDF: 10 pages
Proc. SPIE 7745, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2010, 77451F (14 September 2010); doi: 10.1117/12.872194
Show Author Affiliations
Piotr P Berdychowski, Warsaw Univ. of Technology (Poland)
Wojciech M. Zabolotny, Warsaw Univ. of Technology (Poland)


Published in SPIE Proceedings Vol. 7745:
Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2010
Ryszard S. Romaniuk, Editor(s)

© SPIE. Terms of Use
Back to Top