Share Email Print

Proceedings Paper

Development of computational spacer patterning technology
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Computational spacer patterning technology (SPT) has been developed for the first time to address the challenges concerning hotspots and mask specifications in SPT. A simulation combined with a lithography, etching and deposition model shows the strong correlation of 0.999, 0.993, 0.980 with the experimental critical dimension (CD), mask error-enhancement factor (MEEF) and defect printability through a series of spacer processes, respectively. Furthermore, a design for manufacturability (DfM) flow using computational SPT can find hotspots caused by spacer patterning processes as well as those caused by lithography process and help designers make the circuit layout more robust. Besides, a newly defined MEEF and defect printability, which are primary metrics for mask specification, can be predicted so accurately by using computational SPT that the new scheme to determine appropriate mask specifications is shown to be feasible under the spacer patterning process condition. Thus, computational SPT is found to be promising for addressing the challenges concerning hotspot removal and mask specification in the upcoming 20-30nm node and beyond.

Paper Details

Date Published: 26 May 2010
PDF: 9 pages
Proc. SPIE 7748, Photomask and Next-Generation Lithography Mask Technology XVII, 77480S (26 May 2010); doi: 10.1117/12.868940
Show Author Affiliations
Hiromitsu Mashita, Toshiba Corp. (Japan)
Takafumi Taguchi, Toshiba Corp. (Japan)
Fumiharu Nakajima, Toshiba Corp. (Japan)
Katsumi Iyanagi, Semiconductor Co. (Japan)
Toshiya Kotani, Toshiba Corp. (Japan)
Shoji Mimotogi, Toshiba Corp. (Japan)
Soichi Inoue, Toshiba Corp. (Japan)

Published in SPIE Proceedings Vol. 7748:
Photomask and Next-Generation Lithography Mask Technology XVII
Kunihiro Hosono, Editor(s)

© SPIE. Terms of Use
Back to Top