Share Email Print

Proceedings Paper

Deflection routing in multi-channel photonic network on chip architecture
Author(s): Jianxiong Tang; Yaohui Jin; Zhijuan Chang
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Ultralow-latency and less power consumption have become necessary in multi-processor interconnection network on chip, photonic interconnection as a solution to meet above requirement, provides high performance interconnection on chip. But the photonic network on chip architecture design and performance is limited because photonic interconnection hasn't buffer, photonic network architecture must be designed to relieve this limitation. In this paper, we present a multi-channel photonic network on chip architecture employing deflection routing, optical data packets can inject/eject from processor core by four channels at the same time. Simulation result shows this network architecture has 60% latency decrease compared to generic photonic network on chip, and the photonic network architecture is only consume 7% power of the electronic interconnection network on chip with the same scale.

Paper Details

Date Published: 19 November 2009
PDF: 6 pages
Proc. SPIE 7633, Network Architectures, Management, and Applications VII, 76330R (19 November 2009); doi: 10.1117/12.852105
Show Author Affiliations
Jianxiong Tang, Shanghai Jiao Tong Univ. (China)
Yaohui Jin, Shanghai Jiao Tong Univ. (China)
Zhijuan Chang, Shanghai Jiao Tong Univ. (China)

Published in SPIE Proceedings Vol. 7633:
Network Architectures, Management, and Applications VII
Ken-ichi Sato; Lena Wosinska; Jing Wu; Yuefeng Ji, Editor(s)

© SPIE. Terms of Use
Back to Top