Share Email Print
cover

Proceedings Paper

A unification framework for best-of-breed real-time scene generation
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

AMRDEC sought out an improved framework for real-time hardware-in-the-loop (HWIL) scene generation to provide the flexibility needed to adapt to rapidly changing hardware advancements and provide the ability to more seamlessly integrate external third party codes for Best-of-Breed real-time scene generation. As such, AMRDEC has developed Continuum, a new software architecture foundation to allow for the integration of these codes into a HWIL lab facility while enhancing existing AMRDEC HWIL scene generation codes such as the Joint Signature Image Generator (JSIG). This new real-time framework is a minimalistic modular approach based on the National Institute of Standards (NIST) Neutral Messaging Language (NML) that provides the basis for common HWIL scene generation. High speed interconnects and protocols were examined to support distributed scene generation whereby the scene graph, associated phenomenology, and resulting scene can be designed around the data rather than a framework, and the scene elements can be dynamically distributed across multiple high performance computing assets. Because of this open architecture approach, the framework facilitates scaling from a single GPU "traditional" PC scene generation system to a multi-node distributed system requiring load distribution and scene compositing across multiple high performance computing platforms. This takes advantage of the latest advancements in GPU hardware, such as NVIDIA's Tesla and Fermi architectures, providing an increased benefit in both fidelity and performance of the associated scene's phenomenology. Other features of the Continuum easily extend the use of this framework to include visualization, diagnostic, analysis, configuration, and other HWIL and all digital simulation tools.

Paper Details

Date Published: 23 April 2010
PDF: 12 pages
Proc. SPIE 7663, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XV, 76630R (23 April 2010); doi: 10.1117/12.851924
Show Author Affiliations
Joseph W. Morris, U.S. Army AMRDEC (United States)
Gary H. Ballard, U.S. Army AMRDEC (United States)
Darian E. Trimble, The AEgis Technologies Group, Inc. (United States)
Dennis H. Bunfield, The AEgis Technologies Group, Inc. (United States)
Anthony J. Mayhall, Dynamic Concepts, Inc. (United States)


Published in SPIE Proceedings Vol. 7663:
Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XV
James A. Buford; Robert Lee Murrer, Editor(s)

© SPIE. Terms of Use
Back to Top