Share Email Print

Proceedings Paper

The evolution of patterning process models in computational lithography
Author(s): John L. Sturtevant
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Thirty five years have passed since the first lithography process models were presented, and since that time there has been remarkable progress in the predictive power, performance, and applicability of these models in addressing many different challenges within the semiconductor industry. The impact has been profound, and this paper will attempt to highlight some of the key contributions which have been made, particularly as patterning simulation has moved beyond the realm of process development to full chip production enablement. In addition, this paper will outline the new process simulation challenges which emerge as the industry approaches sub-0.25 k1 patterning. These challenges lie principally in driving towards ever improved accuracy for an expanding set of processes and failure modes, while maintaining or improving full chip data preparation cycle times.

Paper Details

Date Published: 12 March 2010
PDF: 13 pages
Proc. SPIE 7639, Advances in Resist Materials and Processing Technology XXVII, 763902 (12 March 2010); doi: 10.1117/12.851816
Show Author Affiliations
John L. Sturtevant, Mentor Graphics Corp. (United States)

Published in SPIE Proceedings Vol. 7639:
Advances in Resist Materials and Processing Technology XXVII
Robert D. Allen, Editor(s)

© SPIE. Terms of Use
Back to Top