Share Email Print

Proceedings Paper

CORDIC algorithms for SVM FPGA implementation
Author(s): Jesús Gimeno Sarciada; Horacio Lamel Rivera; Matías Jiménez
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Support Vector Machines are currently one of the best classification algorithms used in a wide number of applications. The ability to extract a classification function from a limited number of learning examples keeping in the structural risk low has demonstrated to be a clear alternative to other neural networks. However, the calculations involved in computing the kernel and the repetition of the process for all support vectors in the classification problem are certainly intensive, requiring time or power consumption in order to function correctly. This problem could be a drawback in certain applications with limited resources or time. Therefore simple algorithms circumventing this problem are needed. In this paper we analyze an FPGA implementation of a SVM which uses a CORDIC algorithm for simplifying the calculation of as specific kernel greatly reducing the time and hardware requirements needed for the classification, allowing for powerful in-field portable applications. The algorithm is and its calculation capabilities are shown. The full SVM classifier using this algorithm is implemented in an FPGA and its in-field use assessed for high speed low power classification.

Paper Details

Date Published: 12 April 2010
PDF: 8 pages
Proc. SPIE 7703, Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering VIII, 77030G (12 April 2010); doi: 10.1117/12.850781
Show Author Affiliations
Jesús Gimeno Sarciada, Univ. Carlos III de Madrid (Spain)
Horacio Lamel Rivera, Univ. Carlos III de Madrid (Spain)
Matías Jiménez, Univ. Carlos III de Madrid (Spain)

Published in SPIE Proceedings Vol. 7703:
Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering VIII
Harold H. Szu; F. Jack Agee, Editor(s)

© SPIE. Terms of Use
Back to Top