Share Email Print
cover

Proceedings Paper

Litho-process-litho for 2D 32nm hp Logic and DRAM double patterning
Author(s): Patrick Wong; Vincent Wiaux; Staf Verhaegen; Nadia Vandenbroeck
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Over the last couple of years a lot of attention has gone to the development of new Litho-Process-Litho-Etch (LPLE) double patterning process alternatives to Litho-Etch-Litho-Etch (LELE) or Spacer-Defined Double Patterning (SDDP)[3,5,6]. Much progress has been made on the material side to improve the resolution of these processes and imaging down to 26nm and even 22 nm 1:1 Lines/Spaces has been demonstrated[1,2,13]. This shows that from a resolution point of view these processes can bridge the gap between ArF immersion single patterning and EUV lithography. These results at small pitches are typically obtained using dipole illumination making them only useful for one pitch-one orientation. Applying the combination of double patterning and dipole illumination is thus limited to regular line/space gratings. For this paper, the patterning of more random 2D and through pitch designs is investigated using the double patterning LPL alternatives for the POLY layer in combination with annular illumination. Fundamental behaviors of the freezing schemes that affect the patterning performance for logic applications are discussed.

Paper Details

Date Published: 4 March 2010
PDF: 11 pages
Proc. SPIE 7640, Optical Microlithography XXIII, 76400I (4 March 2010); doi: 10.1117/12.846998
Show Author Affiliations
Patrick Wong, IMEC (Belgium)
Vincent Wiaux, IMEC (Belgium)
Staf Verhaegen, IMEC (Belgium)
Nadia Vandenbroeck, IMEC (Belgium)


Published in SPIE Proceedings Vol. 7640:
Optical Microlithography XXIII
Mircea V. Dusa; Will Conley, Editor(s)

© SPIE. Terms of Use
Back to Top