Share Email Print
cover

Proceedings Paper

Variability aware timing models at the standard cell level
Author(s): Eric Y Chin; Cooper S Levy; Andrew R. Neureuther
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Standard cell timing variations are caused by process non-idealities that are not traditionally captured within standard timing characterization tools. This paper presents two approaches to creating variability aware standard cell timing models in the presence of lithographic variations. The first approach uses circuit simulation of rectangular transistors to create delay sensitivity tables to transistor length and transistor width for each cell. The second approach utilizes lithography contours to characterize cell performance. The contour based approach is used to characterize two standard cells in the presence of active and poly layer focus exposure variations, misalignment, and layout proximity effects. The delay response to focus and exposure exhibits Bossung-like delay behavior and can be fit with a compact parameter delay model. Both approaches lead to the creation of variability aware timing models in the form of delay variability tables or compact parameter timing models. These models enable static timing analysis tools to perform critical path variability aware delay analysis using a presumed layout-dependent distribution of process parameters with little expense in runtime.

Paper Details

Date Published: 2 April 2010
PDF: 10 pages
Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 76410H (2 April 2010); doi: 10.1117/12.846689
Show Author Affiliations
Eric Y Chin, Univ. of California, Berkeley (United States)
Cooper S Levy, Univ. of California, Berkeley (United States)
Andrew R. Neureuther, Univ. of California, Berkeley (United States)


Published in SPIE Proceedings Vol. 7641:
Design for Manufacturability through Design-Process Integration IV
Michael L. Rieger; Joerg Thiele, Editor(s)

© SPIE. Terms of Use
Back to Top