Share Email Print
cover

Proceedings Paper

Modeling and characterization of contact-edge roughness for minimizing design and manufacturing variations in 32-nm node standard cell
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Despite intensive attention on line-edge roughness (LER), contact-edge roughness (CER) has been relatively less studied. Contact patterning is one of the critical steps in a state-of-the-art lithography process; meanwhile, the design rule shrinking leads to larger CER in contact holes. Since source/drain (S/D) contact resistance depend on contact area and shape, larger CER results in significant change in a device current. In this paper, we first propose a CER model based on power spectral density function which is a function of RMS edge roughness, correlation length, and fractal dimension. Then, we present a comprehensive contact extraction methodology for analyzing process-induced CER effects on circuit performance. In our new contact extraction model, we first dissect the contact with a same distance, and then calculate the effective resistance considering both the shape weighting factor and the distance weighting factor for stress induced CMOS cells. Using the results of CER, we analyze the impact of CER variation on the S/D contact resistance and the device saturation current. Results show that when the rms value of CER is 10nm, the S/D contact resistance and the device saturation current can vary by as much as 57.8% and 2.1%, respectively.

Paper Details

Date Published: 3 April 2010
PDF: 11 pages
Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 76410D (3 April 2010); doi: 10.1117/12.846654
Show Author Affiliations
Yongchan Ban, The Univ. of Texas at Austin (United States)
Yuansheng Ma, GLOBALFOUNDRIES Inc. (United States)
Harry J. Levinson, GLOBALFOUNDRIES Inc. (United States)
Yunfei Deng, GLOBALFOUNDRIES Inc. (United States)
Jongwook Kye, GLOBALFOUNDRIES Inc. (United States)
David Z. Pan, The Univ. of Texas at Austin (United States)


Published in SPIE Proceedings Vol. 7641:
Design for Manufacturability through Design-Process Integration IV
Michael L. Rieger; Joerg Thiele, Editor(s)

© SPIE. Terms of Use
Back to Top