Share Email Print
cover

Proceedings Paper

Serial pixel analog-to-digital converter (ADC)
Author(s): Eric D. Larson
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This method reduces the data path from the counter to the pixel register of the analog-to-digital converter (ADC) from as many as 10 bits to a single bit. The reduction in data path width is accomplished by using a coded serial data stream similar to a pseudo random number (PRN) generator. The resulting encoded pixel data is then decoded into a standard hexadecimal format before storage. The high-speed serial pixel ADC concept is based on the single-slope integrating pixel ADC architecture. Previous work has described a massively parallel pixel readout of a similar architecture. The serial ADC connection is similar to the state-of-the art method with the exception that the pixel ADC register is a shift register and the data path is a single bit. A state-of-the-art individual-pixel ADC uses a single-slope charge integration converter architecture with integral registers and "one-hot" counters. This implies that parallel data bits are routed among the counter and the individual on-chip pixel ADC registers. The data path bit-width to the pixel is therefore equivalent to the pixel ADC bit resolution.

Paper Details

Date Published: 26 February 2010
PDF: 11 pages
Proc. SPIE 7598, Optical Components and Materials VII, 75980V (26 February 2010); doi: 10.1117/12.845801
Show Author Affiliations
Eric D. Larson, National Security Technologies, LLC (United States)


Published in SPIE Proceedings Vol. 7598:
Optical Components and Materials VII
Shibin Jiang; Michel J. F. Digonnet; John W. Glesener; J. Christopher Dries, Editor(s)

© SPIE. Terms of Use
Back to Top