Share Email Print
cover

Proceedings Paper

FPGA implementation of image enhancement techniques
Author(s): Karan Kumar; Aditya Jain; Atul Kumar Srivastava
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The objective of this paper is designing, modeling, simulation and synthesis of four Image Enhancement techniques on FPGA. Image Enhancement Algorithms can be classified as point processing Techniques, in which operation is done on pixel level and Spatial Filtering Technique, in which operation is performed within neighborhood of a pixel. Algorithms of all the techniques are studied and hardware circuits are realized for them. Then hardware logic is modeled in Matlab Simulink using Xilinx System Generator Block set and synthesized onto Virtex4 xc4vsx35-10ff668 FPGA chip. Using hardware co-simulation feature of FPGA kit, the algorithms developed are validated.

Paper Details

Date Published: 5 August 2009
PDF: 8 pages
Proc. SPIE 7502, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2009, 750208 (5 August 2009); doi: 10.1117/12.837179
Show Author Affiliations
Karan Kumar, Jaypee Institute of Information Technology Univ. (India)
Aditya Jain, Jaypee Institute of Information Technology Univ. (India)
Atul Kumar Srivastava, Jaypee Institute of Information Technology Univ. (India)


Published in SPIE Proceedings Vol. 7502:
Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2009
Ryszard S. Romaniuk; Krzysztof S. Kulpa, Editor(s)

© SPIE. Terms of Use
Back to Top