Share Email Print
cover

Proceedings Paper

An improved asynchronous pipeline architecture for real-time video decoder implementation
Author(s): Ya Zhou; Hongyuan Wang
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Asynchronous pipeline structure is adopted for the real-time video decoder design because of its better performance when the stage processing times are irregular. However, the structure requires a lot of memories, the invaluable resource on chip, to buffer data and parameters between modules. To solve this problem, a specially designed switching buffer module is used between stages instead of traditional FIFO, and the module can also take some buffering function in each stage, which helps to reduce the utilization of memory. An H.264 decoder with the proposed structure was implemented. Compared to decoder without improved structure, the experimental decoder can save nearly 50% memory and 31% I/O operations between stages.

Paper Details

Date Published: 30 October 2009
PDF: 6 pages
Proc. SPIE 7497, MIPPR 2009: Medical Imaging, Parallel Processing of Images, and Optimization Techniques, 74970N (30 October 2009); doi: 10.1117/12.835414
Show Author Affiliations
Ya Zhou, Huazhong Univ. of Science and Technology (China)
Hongyuan Wang, Huazhong Univ. of Science and Technology (China)


Published in SPIE Proceedings Vol. 7497:
MIPPR 2009: Medical Imaging, Parallel Processing of Images, and Optimization Techniques
Faxiong Zhang; Faxiong Zhang, Editor(s)

© SPIE. Terms of Use
Back to Top