Share Email Print
cover

Proceedings Paper

A novel parallel architecture for real-time image processing
Author(s): Junhong Hu; Tianxu Zhang; Sheng Zhong; Xujun Chen
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A novel DSP/FPGA-based parallel architecture for real-time image processing is presented in this paper, DSPs are the main processing unit and FPGAs are used to be logic units for image interface protocol, image processing, image display, synchronization communication portocol of DSPs and DSP's reprogramming interface of 422/485. The presented architecture is composed of two modules: the preprocessing module and the processing module, and the latter is extendable for better performance. Modules are connected by LINK communication port, whose LVDS protocol has the ability of anti-jamming. And DSP's programs can be updated easily by 422/485 with PC's serial port. Analysis and experiments result shows that the prototype with the proposed parallel architecture has many promising charactersitics such as powerful computing capability, broad data transfer bandwidth, and is easy to be extended and updated.

Paper Details

Date Published: 30 October 2009
PDF: 7 pages
Proc. SPIE 7497, MIPPR 2009: Medical Imaging, Parallel Processing of Images, and Optimization Techniques, 74970O (30 October 2009); doi: 10.1117/12.832832
Show Author Affiliations
Junhong Hu, Huazhong Normal Univ. (China)
Tianxu Zhang, Huazhong Univ. of Science and Technology (China)
Sheng Zhong, Huazhong Univ. of Science and Technology (China)
Xujun Chen, Huazhong Normal Univ. (China)


Published in SPIE Proceedings Vol. 7497:
MIPPR 2009: Medical Imaging, Parallel Processing of Images, and Optimization Techniques
Faxiong Zhang; Faxiong Zhang, Editor(s)

© SPIE. Terms of Use
Back to Top