Share Email Print

Proceedings Paper

Hardware neural network on an SOPC platform
Author(s): Yifei Liu; Mingyue Ding; Xia Hu; Yanhong Zhou
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

SOPC (System on Programmable Chip) is an on-chip programmable system based on large scale Field Programmable Arrays (FPGAs). This paper presented an implementation of an SOPC system with a custom hardware neural network using Altera FPGA chip-EP2C35F672C. The embedded Nios processor was used as the test bench. The test result showed that the SOPC Platform with hardware neural network is faster than the software implementation respectively and the accuracy of the design meets the requirement of system. The verified SOPC system can closely model real-world system, which will have wide applications in different areas such as pattern recognition, data mining and signal processing.

Paper Details

Date Published: 30 October 2009
PDF: 6 pages
Proc. SPIE 7496, MIPPR 2009: Pattern Recognition and Computer Vision, 749625 (30 October 2009); doi: 10.1117/12.832399
Show Author Affiliations
Yifei Liu, Xianning Institute (China)
Mingyue Ding, Huazhong Univ. of Science and Technology (China)
Xia Hu, Xianning Institute (China)
Yanhong Zhou, Xianning Institute (China)

Published in SPIE Proceedings Vol. 7496:
MIPPR 2009: Pattern Recognition and Computer Vision
Mingyue Ding; Bir Bhanu; Friedrich M. Wahl; Jonathan Roberts, Editor(s)

© SPIE. Terms of Use
Back to Top