Share Email Print
cover

Proceedings Paper

Lithography compliance check considering neighboring cell structures for robust cell design
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Lithography compliance check (LCC), which is verification of layouts using lithography simulation, is an essential step under the current low k1 lithography condition. In general, LCC starts from primitive cell block level and checks bigger block level in the final stage. However, hotspots may be found by chip level LCC although LCC does not find any hotspots in a primitive cell block check, because conventional LCC for primitive cell blocks cannot consider the influence of the optical proximity effect from neighboring cell structures at the chip level. This paper proposes a new verification method in order to resolve this issue. It consists of three steps. The first step is the same as the conventional method; run LCC and judge if there are hotspots, which need to be fixed. The second step is judge if there are warmspots, which represent the pattern structures with borderline litho margin, and if warmspots are found, add a pattern that makes process margin worst. The third step is to fix the hotspots changing from warmspots by adding the worst pattern. Based on this method, primitive cell block LCC can guarantee that there are no hotspots at the chip level without chip level LCC. We discuss the detail of process flow of this verification method and validate the effect of this method.

Paper Details

Date Published: 11 May 2009
PDF: 9 pages
Proc. SPIE 7379, Photomask and Next-Generation Lithography Mask Technology XVI, 737911 (11 May 2009); doi: 10.1117/12.824278
Show Author Affiliations
Masahiro Miyairi, Toshiba Corp. Semiconductor Co. (Japan)
Shigeki Nojima, Toshiba Corp. Semiconductor Co. (Japan)
Shimon Maeda, Toshiba Corp. Semiconductor Co. (Japan)
Katsuyoshi Kodera, Toshiba Corp. Semiconductor Co. (Japan)
Ryuji Ogawa, Toshiba Corp. Semiconductor Co. (Japan)
Satoshi Tanaka, Toshiba Corp. Semiconductor Co. (Japan)


Published in SPIE Proceedings Vol. 7379:
Photomask and Next-Generation Lithography Mask Technology XVI
Kunihiro Hosono, Editor(s)

© SPIE. Terms of Use
Back to Top