Share Email Print

Proceedings Paper

Experimental implementation of edge nodes for an OPS system based on Nios II
Author(s): Xiaoyun Li; Bo Xu; Kun Qiu; Heng Zhou
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The advantages of Optical Packet Switching (OPS) are transparent data transmission and data format, flexible packet control and dynamic resource allocation. It thus can support high-speed transmission of wideband data networks. Unlike Optical Burst Switching (OBS) systems which need reserved channel to transmit destination address, an advanced OPS solution using Optical Orthogonal Code (OOC) label for payload transfer has been proposed in this paper. Different from other OPS systems, our edge nodes are required to realize some special tasks including extracting destination addresses of the received IP packet which is used as payload in our OPS systems and sending the addresses to the OOC label generator. The OOC label will later be used to identify the destination of each payload at the core node for optical switching. Meanwhile, the higher-priority flow can be prior-serviced according to the Type of Service (TOS) in the head of IP packet. It is experimentally shown that the edge nodes in this OPS system can effectively improve the efficiency of packet switching and the speed of data transmission. The edge node implementation contains two parts: the hardware and software. For the hardware part, all necessary modules have been integrated onto one PCB board, thus avoiding possible instability caused by interconnecting different modules like transmitting/receiving Ethernet frame module, Field Programmable Gate Array (FPGA) processing module and optical transceiver module etc. from different Printed Circuit Boards (PCB). For the software part, the whole of system was based on MicroC/OS-II operating systems running on the Nios II soft core processor. It is verified by the experiment that embedded system designed with Nios II soft core CPU can help to speed up the hardware design. With the SOPC Builder's development environment, more attention can be paid to the structure and function of the system without worrying about the details of the circuit design, and better performance on system stability and reliability could be achieved at the same time.

Paper Details

Date Published: 23 February 2009
PDF: 6 pages
Proc. SPIE 7278, Photonics and Optoelectronics Meetings (POEM) 2008: Fiber Optic Communication and Sensors, 72780R (23 February 2009); doi: 10.1117/12.821342
Show Author Affiliations
Xiaoyun Li, Univ. of Electronic Science and Technology of China (China)
Bo Xu, Univ. of Electronic Science and Technology of China (China)
Kun Qiu, Univ. of Electronic Science and Technology of China (China)
Heng Zhou, Univ. of Electronic Science and Technology of China (China)

Published in SPIE Proceedings Vol. 7278:
Photonics and Optoelectronics Meetings (POEM) 2008: Fiber Optic Communication and Sensors
Dieter Stefan Jäger; Deming Liu; Ping Shum, Editor(s)

© SPIE. Terms of Use
Back to Top