Share Email Print
cover

Proceedings Paper

High-speed packet filtering utilizing stream processors
Author(s): Richard J. Hummel; Errin W. Fulp
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Parallel firewalls offer a scalable architecture for the next generation of high-speed networks. While these parallel systems can be implemented using multiple firewalls, the latest generation of stream processors can provide similar benefits with a significantly reduced latency due to locality. This paper describes how the Cell Broadband Engine (CBE), a popular stream processor, can be used as a high-speed packet filter. Results show the CBE can potentially process packets arriving at a rate of 1 Gbps with a latency less than 82 μ-seconds. Performance depends on how well the packet filtering process is translated to the unique stream processor architecture. For example the method used for transmitting data and control messages among the pseudo-independent processor cores has a significant impact on performance. Experimental results will also show the current limitations of a CBE operating system when used to process packets. Possible solutions to these issues will be discussed.

Paper Details

Date Published: 13 April 2009
PDF: 8 pages
Proc. SPIE 7344, Data Mining, Intrusion Detection, Information Security and Assurance, and Data Networks Security 2009, 73440I (13 April 2009); doi: 10.1117/12.818389
Show Author Affiliations
Richard J. Hummel, Wake Forest Univ. (United States)
Errin W. Fulp, Wake Forest Univ. (United States)


Published in SPIE Proceedings Vol. 7344:
Data Mining, Intrusion Detection, Information Security and Assurance, and Data Networks Security 2009
Belur V. Dasarathy, Editor(s)

© SPIE. Terms of Use
Back to Top