Share Email Print
cover

Proceedings Paper

SEM metrology damage in polysilicon line and its impact on LWR evaluation
Author(s): S.-B. Wang; W.-Y. Lee; Y. H. Chiu; H. J. Tao; Y. J. Mii
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The importance of line-width roughness (LWR)/line-edge roughness (LER) in relation with leakage current has made it a critical process parameter, especially when device downsizes to 32nm era. Critical dimension scanning electron microscope (SEM) is still the most popular tool to characterize LWR in semiconductor manufacturing. However, true LWR metrology by SEM has been a challenge because of metrology noise and induced damage. Method of repeating multi-shot or long scanning time [5-8] on the same field of view have been proposed to effectively eliminate metrology noise caused by SEM tool variation and image processing. By such method, however, line damage (non-conformal critical dimension enlargement) caused by charging is found and damage level depends on the property of surface material, e-beam energy, and total scanning time. In this article, the impact of damage on LWR metrology and optimal metrology condition are studied. Following the proposed method [8], polysilicon lines both with and without oxide mask are investigated under different e-beam energy and number of shot. LWR metrology noise decreases along with e-beam energy and saturates at 1400eV while damage level is proportional to beam energy. In similar way, the larger number of repeating shot, the more effective of noise rejection and the more damage of line will be at the same time. The damage not only increases metrology noise, but also degrades the LWR, that are verified in both simulation and experiment. In the final, the optimal conditions of true LWR metrology by SEM for both polysilicon line with and without oxide mask are proposed.

Paper Details

Date Published: 23 March 2009
PDF: 10 pages
Proc. SPIE 7272, Metrology, Inspection, and Process Control for Microlithography XXIII, 72720N (23 March 2009); doi: 10.1117/12.814920
Show Author Affiliations
S.-B. Wang, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
W.-Y. Lee, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
Y. H. Chiu, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
H. J. Tao, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
Y. J. Mii, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)


Published in SPIE Proceedings Vol. 7272:
Metrology, Inspection, and Process Control for Microlithography XXIII
John A. Allgair; Christopher J. Raymond, Editor(s)

© SPIE. Terms of Use
Back to Top