Share Email Print
cover

Proceedings Paper

CDU improvement with wafer warpage control oven for high-volume manufacturing
Author(s): T. Tomita; H. Weichert; S. Hornig; S. Trepte; H. Shite; R. Uemura; J. Kitano
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Immersion lithography has been developed for 45nm technology node generation during the last several years. Currently, IC manufacturers are moving to high volume production using immersion lithography. Due to the demand of IC manufactures, as the critical dimension (CD) target size is shrinking, there are more stringent requirements for CD control. Post Exposure Bake (PEB) process, which is the polymer de-protection process after exposure, is one of the important processes to control the CD in the 193nm immersion lithography cluster. Because of the importance of the PEB process for CD uniformity, accurate temperature control is a high priority. Tokyo Electron LTD (TEL) has been studying the temperature control of PEB plates. From our investigation, total thermal history during the PEB process is a key point for controlling intra wafer and inter wafer CD [1]. Further, production wafers are usually warped, which leads to a nonuniform thermal energy distribution during the PEB process. So, it is necessary to correct wafer warpage during the baking process in order to achieve accurate CD control on production wafers. TEL has developed a new PEB plate for 45nm technology node mass production, which is able to correct wafer warpage. The new PEB plate succeeded in controlling the wafer temperature on production wafers using its warpage control function. In this work, we evaluated CD process capability using the wafer warpage control PEB plate, which is mounted on a CLEAN TRACKTM LITHIUS ProTM-i (TEL) linked with the latest immersion exposure tool. The evaluation was performed together with an IC manufacturer on their 45nm production substrates in order to determine the true performance in production.

Paper Details

Date Published: 1 April 2009
PDF: 6 pages
Proc. SPIE 7273, Advances in Resist Materials and Processing Technology XXVI, 72734C (1 April 2009); doi: 10.1117/12.814174
Show Author Affiliations
T. Tomita, Tokyo Electron Europe Ltd. (Germany)
H. Weichert, Tokyo Electron Europe Ltd. (Germany)
S. Hornig, Qimonda Dresden GmbH & Co. KG (Germany)
S. Trepte, Qimonda Dresden GmbH & Co. KG (Germany)
H. Shite, Tokyo Electron Kyushu Ltd. (Japan)
R. Uemura, Tokyo Electron Kyushu Ltd. (Japan)
J. Kitano, Tokyo Electron Kyushu Ltd. (Japan)


Published in SPIE Proceedings Vol. 7273:
Advances in Resist Materials and Processing Technology XXVI
Clifford L. Henderson, Editor(s)

© SPIE. Terms of Use
Back to Top