Share Email Print
cover

Proceedings Paper

Feasibility studies of coating method for planarization process
Author(s): Kentaro Matsunaga; Tomoya Oori; Hirokazu Kato; Eishi Shiobara; Makoto Muramatsu; Mitsuaki Iwashita; Takahiro Kitano; Yusuke Horiguchi; Tomoya Ohashi; Satoshi Takei; Shinichi Ito
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The lithography process on topographic substrate is one of the most critical issues for device manufacturing. Topographic substrate-induced focus variation occurs between top position and bottom position in a layer. That is, common depth of focus is reduced. This focus variation is sure to ruin the focus budget in low k1 lithography. From the focus budget of CMOS device, substrate topography is required to be less than 30nm for hp 45-nm generation devices and less than 15nm for hp 32-nm generation devices. In this paper, the authors evaluate a novel concept for hp45-nm generation dual damascene layer for global surface planarization. The novel concept is thin planarization layer with bottom anti-reflecting (BAR) function. This planarization layer with optical performance is materialized by UV crosslink materials and process. This concept is expected to lead to a simpler planarization process. Thin planarization layer with BAR function clear BARC layer and simplifies the etching process. Our study showed that the planarization performance of UV crosslink layer with 100nm thickness was 20nm thickness bias between the field area and dense via hole area. This thickness bias achieved the requirement of hp 45nm generation. Furthermore, fine resist pattern was resolved on the planarization layer by the optimization of acid components and additive.

Paper Details

Date Published: 1 April 2009
PDF: 11 pages
Proc. SPIE 7273, Advances in Resist Materials and Processing Technology XXVI, 72734E (1 April 2009); doi: 10.1117/12.813647
Show Author Affiliations
Kentaro Matsunaga, Toshiba Corp. (Japan)
Tomoya Oori, Toshiba Corp. (Japan)
Hirokazu Kato, Toshiba Corp. (Japan)
Eishi Shiobara, Toshiba Corp. (Japan)
Makoto Muramatsu, Tokyo Electron Kyushu Ltd. (Japan)
Mitsuaki Iwashita, Tokyo Electron Kyushu Ltd. (Japan)
Takahiro Kitano, Tokyo Electron Kyushu Ltd. (Japan)
Yusuke Horiguchi, Nissan Chemical Industries, Ltd. (Japan)
Tomoya Ohashi, Nissan Chemical Industries, Ltd. (Japan)
Satoshi Takei, Nissan Chemical Industries, Ltd. (Japan)
Shinichi Ito, Toshiba Corp. (Japan)


Published in SPIE Proceedings Vol. 7273:
Advances in Resist Materials and Processing Technology XXVI
Clifford L. Henderson, Editor(s)

© SPIE. Terms of Use
Back to Top