Share Email Print

Proceedings Paper

Validation of CD-SEM etching residue evaluation technique for MuGFET structures
Author(s): Miki Isawa; Maki Tanaka; Tatsuya Maeda; Kenji Watanabe; Tom Vandeweyer; Nadine Collaert; Rita Rooyackers
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In the previous study, we reported on the CD measurement of multi gate field effect transistors (MuGFETs) by using CD-SEM. We focused on the etching residue at the fin-gate intersection, which causes gate length variation and affects the device performance. Therefore we proposed a technique to quantify the amount of etching residues from CD-SEM top-down images. The increment of the gate linewidth at the fin sidewall was introduced as the "residue index". In this study, to validate the residue index measurement technique, experiments were carried out. First, the actual shape of the etching residue was verified in detail by high-resolution experimental-SEM and STEM cross-sectional imaging techniques. Next, the measurement capability of CD-SEM image was confirmed by comparing with the high-resolution experimental-SEM measurement results. Finally, the proposed technique was applied to the layout dependency evaluation of the residue index, and it was confirmed that the residue index has enough sensitivity to quantify the systematic residue size variation related to fin A/R. Then, we confirmed the reliability of the proposed technique. The residue index measurement technique is expected to be useful for the evaluation of the gate etching process of the MuGFET.

Paper Details

Date Published: 23 March 2009
PDF: 10 pages
Proc. SPIE 7272, Metrology, Inspection, and Process Control for Microlithography XXIII, 72720Q (23 March 2009); doi: 10.1117/12.813616
Show Author Affiliations
Miki Isawa, Hitachi High-Technologies Corp. (Japan)
Maki Tanaka, Hitachi High-Technologies Corp. (Japan)
Tatsuya Maeda, Hitachi High-Technologies Corp. (Japan)
Kenji Watanabe, Hitachi High-Technologies Corp. (Japan)
Tom Vandeweyer, IMEC (Belgium)
Nadine Collaert, IMEC (Belgium)
Rita Rooyackers, IMEC (Belgium)

Published in SPIE Proceedings Vol. 7272:
Metrology, Inspection, and Process Control for Microlithography XXIII
John A. Allgair; Christopher J. Raymond, Editor(s)

© SPIE. Terms of Use
Back to Top