Share Email Print

Proceedings Paper

Comparison of various order TDTL frequency synthesizers
Author(s): Mahmoud Al-Qutayri; Saleh Al-Araji; Abdulrahman Al-Humaindan; Sultan Al-Balooshi
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper compares the performance of first and second order time delay tanlock loop (TDTL) based integer frequency synthesizers. Varying the order of the loop changes the locking region of the complete system and affects the locking convergence. The synthesizer divider block also affects the system stability. Depending on the division factor the system may be driven outside its locking region. This is overcome by introducing an additional block that adaptively stabilizes the loop by driving it back to within the locking region. The results achieved indicate that the adaptive integer frequency synthesizers operate satisfactorily. The second order loop has shown to give a better acquisition performance when compared with the first order loop. This is due to the zero steady state phase error exhibited by the loop.

Paper Details

Date Published: 30 December 2008
PDF: 10 pages
Proc. SPIE 7268, Smart Structures, Devices, and Systems IV, 72680A (30 December 2008); doi: 10.1117/12.806860
Show Author Affiliations
Mahmoud Al-Qutayri, Khalifa Univ. of Science, Technology and Research (United Arab Emirates)
Saleh Al-Araji, Khalifa Univ. of Science, Technology and Research (United Arab Emirates)
Abdulrahman Al-Humaindan, Etisalat Corp. (United Arab Emirates)
Sultan Al-Balooshi, Khalifa Univ. of Science, Technology and Research (United Arab Emirates)

Published in SPIE Proceedings Vol. 7268:
Smart Structures, Devices, and Systems IV
Said Fares Al-Sarawi; Vijay K. Varadan; Neil Weste; Kourosh Kalantar-Zadeh, Editor(s)

© SPIE. Terms of Use
Back to Top