Share Email Print
cover

Proceedings Paper

A front-end ASIC design for non-uniformity correction
Author(s): X. Shen; R. J. Ding; J. M. Lin; F. Liu
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A front-end design of an ASIC that implements calibration and correction for IRFPA non-uniformity is presented. An algorithm suitable for ASIC implementation is introduced, and one kind of architecture that implements this algorithm has been designed. We map the architecture to TSMC 0.25um process. After evaluating the chip area and operation speed, we confirm that this architect will also be effective when the FPA scale in enlarged to 1Kby1K. Finally the flow of circuit implementation and method of verification are introduced briefly.

Paper Details

Date Published: 28 January 2009
PDF: 8 pages
Proc. SPIE 7156, 2008 International Conference on Optical Instruments and Technology: Optical Systems and Optoelectronic Instruments, 71561U (28 January 2009); doi: 10.1117/12.806710
Show Author Affiliations
X. Shen, Shanghai Institute of Technical Physics (China)
R. J. Ding, Shanghai Institute of Technical Physics (China)
J. M. Lin, Shanghai Institute of Technical Physics (China)
F. Liu, Shanghai Institute of Technical Physics (China)


Published in SPIE Proceedings Vol. 7156:
2008 International Conference on Optical Instruments and Technology: Optical Systems and Optoelectronic Instruments

© SPIE. Terms of Use
Back to Top