Share Email Print
cover

Proceedings Paper

Novel process proximity correction by the pattern-to-pattern matching method with DBM
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Recently, the dramatic acceleration in dimensional shrink of DRAM memory devices has been observed. For sub 60 nm memory device, we suggest the following method of optical proximity correction (OPC) to enhance the critical dimension uniformity (CDU). In order to enhance CD variation of each transistor, hundreds of thousand transistor CD data were used through design based metrology (DBM) system. In a traditional OPC modeling method, it is difficult to realize enhancement of CD variation on chip because of the limitation of OPC feedback data. Even though optical properties are surely understood from recent computational lithography models, there are so many abnormalities like mask effect, thermal effect from the wafer process, and etch bias variation of the etching process. Especially, etch bias is too complicate to predict since it is related to variations such as space among adjacent patterns, the density of neighboring patterns and so on. In this paper, process proximity correction (PPC) adopting the pattern to pattern matching method is used with huge amount of CD data from real wafer. This is the method which corrects CD bias with respect to each pattern by matching the same coordinates. New PPC method for enhancement of full chip CD variation is proposed which automatically corrects off-targeted feature by using full chip CD measurement data of DBM system. Thus, gate CDU of sub 60 nm node is reduced by using new PPC method. Analysis showed that our novel PPC method enhanced CD variation of full chip up to 20 percent.

Paper Details

Date Published: 4 December 2008
PDF: 8 pages
Proc. SPIE 7140, Lithography Asia 2008, 71403K (4 December 2008); doi: 10.1117/12.804660
Show Author Affiliations
Dae-Jin Park, Hynix Semiconductor Inc. (South Korea)
Jinyoung Choi, Hynix Semiconductor Inc. (South Korea)
Hyoungsoon Yune, Hynix Semiconductor Inc. (South Korea)
Jaeseung Choi, Hynix Semiconductor Inc. (South Korea)
Cheolkyun Kim, Hynix Semiconductor Inc. (South Korea)
Bong-Ryoul Choi, ASML Korea Co., Ltd (South Korea)
Donggyu Yim, Hynix Semiconductor Inc. (South Korea)


Published in SPIE Proceedings Vol. 7140:
Lithography Asia 2008
Alek C. Chen; Burn Lin; Anthony Yen, Editor(s)

© SPIE. Terms of Use
Back to Top